

Teledyne DALSA • 880 Rue McCaffrey • St-Laurent, Québec, H4T 2C7 • Canada <u>https://www.teledynedalsa.com/</u>

FG-ANX201: Using Xtium-CL MX4 and Xtium2-CL MX4 Appnote

Using Xtium2-CL MX4 and Xtium-CL MX4 interchangeably

Overview

Teledyne DALSA has designed the Xtium2-CL MX4 frame grabber to ease the supply chain issue facing the Xtium-CL MX4. The Xtium2-CL MX4 supports the same feature set and therefore maintains full compatibility with the Xtium-CL MX4. As a result, users can easily adapt their current systems to work with either board.

This application note targets the current users of Xtium-CL MX4 and describes how to make an application support both boards.

Prerequisites

- An application developed using an Xtium-CL MX4 frame grabber.
- An installed Xtium2-CL MX4 frame grabber.

IMPORTANT NOTE: Teledyne DALSA will continue supplying both Xtium2-CL MX4 and Xtium-CL MX4 for a foreseeable future.


What's new in Xtium2-CL MX4

Although the Xtium2-CL MX4 supports all the features of Xtium-CL MX4, we have taken advantage of the new design cycle to add a few new features to the Xtium2-CL MX4 board:

- **PCIe Gen 3 Readiness:** The Xtium2-CL MX4 is PCI Express Gen 3 ready. The PCIe Gen 3 is fully backward compatible with PCIe Gen 2 used on the Xtium-CL MX4.
- The General Purpose I/O: The Xtium2-CL MX4 general purpose I/O signal and connectors are fully compatible with those of the Xtium-CL MX4. All cables designed for the Xtium-CL MX4 can be used with Xtium2-CL MX4 without change. In addition to the I/O connectors found on the Xtium-CL MX4, the Xtium2-CL MX4 also features a 20X2 100TH 40-pin connector, which can be used with the DB37 bracket assembly (part number: OR-X4CC-IOCAB).

Boards' PCB and Bracket

The table below depicts the boards and brackets of the Xtium-CL MX4 and Xtium2-CL MX4.



Additional notes:

- The Xtium2-CL MX4 requires 3.3 V from the PCI slot to provide a minimum of 4.5 W; the Xtium-CL MX4 generates 3.3 V from PCI 12 V and so does not use the 3.3 V from the slot.
- At power up, the Xtium2-CL MX4 status LED starts blue before turning green on driver start up; for the for the Xtium-CL MX4, the LED is green.

PCB Connector Levels

The following table lists the Xtium-CL-MX4 connectors and their counterpart in the Xtium2-CL MX4.

Feature	Xtium-CL MX4	Xtium2-CL MX4		
Camera Link Input #1	CL-1 (J3)	CL-1		
Camera Link Input #2	CL-2 (J2)	CL-2		
External Signals connector DH60-27P	J1	35		
LEDs	D1/D3/D4	S/L1/L2		
Internal I/O Signals connector (26-pin SHF-113-01-L-D-RA)]4	J1		
Multi Board Sync	35	J3		
PC power for PoCL	37]4		
PCIe [P2]	Gen2 x4 Max bandwidth to host: 1.7 GB/s	Gen3 x4 Max bandwidth to host: 3.4 GB/s		
Internal I/O Signals connector (40-pin TST-120-01-G-D)	-	J2		

Compatibility and Compliance

Attribute	Details	Notes
Feature support	See Table 1 in the appendix for details	
Sapera LT SDK	Version 8.20 or higher	
Input camera formats	See Table 2 in the appendix for details	
Window 10/Windows 11	32-bit/64-bit, Wow64	Device driver versions: 1.x or higher
Windows 7/Windows 8	32-bit/64-bit, Wow64	Device driver versions: 1.00.00.0023 or lower
Linux	Kernel 5.15	Device driver version 1.01
Compliance	FCC Class A CE, UKAC ROHS, China RoHS, South Korea KC	

How to make existing applications work with Xtium2-CL MX4

A board device driver allows a Sapera LT-based user application to control and capture images from a frame grabber. The Xtium2-CL MX4 and Xtium-CL MX4 boards have their own specific device drivers. Multiple device drivers can co-exist in a system. A device driver is functional only if a corresponding board is present in the computer at power up.

There are two different ways to adapt your system to the Xtium2-CL MX4:

- Changing your application to use Xtium2-CL MX4 as a new board.
- Using Xtium2-CL MX4 without changing your application.

Let's see how each of these options can be achieved.

1. Changing user application to use Xtium2-CL MX4

The Teledyne DALSA Sapera LT API is hardware agnostic and allows an existing application to support new Teledyne DALSA image acquisition devices such as Xtium2-CL MX4 with minimal changes. The Sapera LT API uses the concept of an acquisition server to represent an acquisition device. The device driver for the specific hardware acquisition device contains the name of the server, which the application uses to communicate with the device.

To use either the Xtium-CL MX4 or Xtium2-CL MX4 board in a system, modify the application code to look for the Xtium2-CL MX4 server name. Here is a code snippet that accomplishes this:

The above example describes a simple case where only one board per system is used at a time. Of course, there are several other ways in which support for new Teledyne DALSA acquisition devices can be added to the user applications; refer to the Sapera LT SDK documentation and accompanying examples for additional details.

2. Using Xtium2-CL MX4 without changing the application code

The Xtium2-CL MX4 device driver allows users to mimic the Xtium-CL MX4 server name. This allows applications to use the new board without change or recompilation. The limitation in this approach is that Xtium-CL MX4 and Xtium2-CL MX4 boards cannot co-exist in the same system. Here are the steps to change Xtium2-CL MX4 server name to Xtium-CL MX4 server name. **Note, this procedure requires administrator rights to your system.**

To change the frame grabber ServerName

- 1. On the Start menu, open the Teledyne DALSA Xtium2-CL MX4 folder.
- 2. On the shortcut menu of the **Device Manager**, select **More** > **Open file location**.

Teledyne DAl	Teledyne DALSA Xtium2-CL MX4 (\land							
🕋 Device Man	Device Manager							
Tiagnostic	-⇔ Pin to Start							
🎓 Firmware U	More	>	-⊐ Pin to taskbar					
	🔟 Uninstall		G Run as administrator					
🚖 Readme	ual (PDF)		D Open file location					

- 3. On the shortcut menu of the Device Manager, select **Properties**.
- 4. In the **Target** box, add the following option to the command line, as highlighted: /a. Click **OK**.

Device Manager Properties						
Security General	Details Shortcut	Previous Versions Compatibility				
Device Manager						
Target type:	Application					
Target location:	Bin					
Target:	،CorDeviceManager.exe" <mark>/a</mark> /r/bCorXtium2CLMX					
Start in:	"C:\Program Files (x86)\Teledyne DALSA\Xtium2					
Shortcut key:	None					
Run:	Normal window V					
Comment:						
Open File Location Change Icon Advanced						

- 5. On the shortcut menu of the Device Manager, select **Run as administrator**.
- 6. Expand the Xtium2-CL_MX4_1 node and select **Parameter**.
- 7. Change ServerName from Xtium2-CL_MX4 to Xtium-CL_MX4.

on			
er	Value		
le	0		
thod	0		
ame	Xtium2-CL_MX4	-	
	Xtium-CL_MX4		
	er e thod ime	er Value e 0 thod 0	er Value e 0 thod 0 me Xtium2-CL_MX4 Xtium2-CL_MX4

8. Click **Program** and then **Reset** to make it effective.

Appendix: Xtium-CL MX4 and Xtium2-CL MX4 Feature and Tap Configuration Comparison

The following two tables provide a comparison between the two frame grabbers regarding supported features and tap configurations.

Table 1	Supported	features.
---------	-----------	-----------

Features	Xtium-CL MX4	Xtium2-CL MX4
Host Bus	PCI Express Rev. 2.0	PCI Express 3.0
Bus slot	x4	x4
Host Bus Compatibility	PCle Gen 1	PCle Gen 2/1
Host Bandwidth:	Х	Х
PCle x4 Gen3	1750MB/s	3400MB/s
PCIe x4 Gen2	1750MB/s	1750MB/s
PCle x4 Gen1	850MB/s	850MB/s
Area Scan Cameras – Mono, Color: RGB & Bayer	X	x
Line Scan Cameras – Mono, Color: RGB, RGB Packed & Bicolor	X	X
Segmented taps (e.g., support for cameras like Teledyne DALSA HS 8K, P3 12K):		
Supports 2, 4, 8 "alternate" taps; all directions	Х	Х
Dual Base configurations on single board	Х	х
J4 Connector	Х	Х
Monochrome camera support:	(P=Parallel taps; S	=Segmented Taps)
Supports 2x CameraLink Base		
8-bits/pixel: 1, 2, 3-taps	P,S	P,S
10/12-bits/pixel: 1, 2-taps	P,S	P,S
14/16-bits/pixel: 1-tap		
Supports CameraLink Medium, Full modes		
Supports 1x CameraLink Medium or Full		
8-bits/pixel: 1, 2, 3, 4,6, 8-taps	P,S	P,S
8/10/12-bits/pixel: 1, 2, 4, 6-taps	P,S	P,S
Supports CameraLink 80-bit	5,1	1,5
	Р	Р
8-bits/10-taps		
10bits/8-taps	Р	Р
Standard CameraLink Configurations:		
Base: RGB 1T8B (1-tap 8-Bit/pixel/color)	Х	х
Medium: RGB 2T8B, 1T10B, 1T12B	Х	х
Extended configurations:		
80-Bit (DECA): RGB 10T8B	х	х
80-Bit (DECA): RGB 8T8B	х	х
Line scan Bi-color modes 80-Bit: RGBG 10T8B	Х	Х
White Balance	х	х
Lookup Tables	Х	х
Pixel Clock Input: 85MHz Max.	х	х
Connectors	Χ	~
Camera Link	2,450.0	2xSDR
	2xSDR	
General purpose I/O(main bracket)	DH60	DH60
General purpose I/O(Aux#1)	26-pin,0.05"	26-pin,0.05"
General purpose I/O(Aux#2)	N/A	40-pin,0.1"
Multi-Board sync	16-pin,0.05"	16-pin,0.05"
Auxiliar Power for (PoCL)	ATX 6-pin (male)	ATX 6-pin (male)
Board size (PCIe Half-Length)	4x4.2in/10cmx10.7cm	4x6.4in/10cmx16.3c
On-board memory	512MB	1GB
PoCL: Base/Medium/Full (2x4W max.)	х	х
Cable Length: 10 meters at 85MHz	Х	х
Multi-Board sync	x	x
Status/Diagnostic LEDs to indicate:	x	x
PCIe link capability Gen1/Gen2/Gen3	X	X
Board status	Х	X
Camera connection status	Х	Х
Grab status	х	х
Operations Systems: Microsoft® Windows® 10, Windows 7, Windows 8/8.1 32/64		
and WOW64	х	х

Table 2. Supported tap configurations.

			Su	pported Tap Configurations				
Firmware	Module	Area-scan	Line-scan	Sapera Equivalent	Supported Bits Per Pixel	Taps	Xtium-CL MX4	Xtium2-CL MX4
		1X-1Y	1X	One Tap Left to Right	8, 10, 12, 14, 16	1	x	x
		1X-2Y	2X-2Y	One Tap Left to Right 2 channels	8, 10, 12,14, 16	2	x	x
		1X2-1Y	1X2	Two Taps Interleaved (Parallel)	8, 10, 12	2	x	х
		1X2-2Y	1X2-2Y	Two Taps Interleaved (Parallel) 2 channels	8, 10, 12	4	x	x
		2X-1Y	2X	Two Taps Separate (Segmented)	8, 10, 12, 14	2	x	x
				Two Taps Separate (Segmented)				
		2X-2Y	2X-2Y	2 channels	8, 10, 12, 14	4	х	x
		2XE-1Y	2XE			2	x	х
		2XM-1Y	2XM		0.40.40	2	x	x
		1X3-1Y	1X3	Three Taps Interleaved (Parallel)	8, 10, 12	3	x	x
		3X-1Y	3X	Three Taps Separate (Segmented)	8, 10, 12 8, 10, 12	3	X	x
	CameraLink Full Mono CameraLink Full Bayer	1X4-1Y	1X4	Four Taps Interleaved (Parallel) Four Taps Interleaved (Parallel)	8	4	x	x
		1X4-2Y	1X4-2Y	2 channels		8	x	х
1 x Full		4X-1Y	4X	Four Taps Separate (Segmented)	8, 10, 12	4	×	х
Camera Link		4X-2Y	4X-2Y	Four Taps Separate (Segmented) 2 channels	8	8	x	x
LIIIK		2X2-1Y	2X2	Four Taps Two Segments Interleaved	8, 10, 12	4	x	х
		2X2-2Y	2X2-2Y	Four Taps Two Segments Interleaved 2 channels	8	8	x	x
		2X2E-1Y	2X2E	Four Taps Interleaved Converge	8, 10, 12	4	x	x
		2X2E-2Y	2X2E-2Y	Four Taps Interleaved Converge 2 channels	8	8	x	x
		1X8-1Y	1X8	Eight Taps Interleaved	8	8	x	х
		8X-1Y	8X	Eight Taps Separate (Parallel)	8	8	х	х
		4X2-1Y	4X2			8	x	x
		4X2E-1Y	4X2E			8	x	х
		1X-1Y	1X	One Tap Left to Right	8, 10, 12	1	x	x
		1X2-1Y	1X2	Two Taps Interleaved (Parallel)	8	2	x	х
	CameraLink Medium Color RGB	2X-1Y	2X	Two Taps Separate (Segmented)	8	2	x	x
		2XE-1Y	2XE			2	x	x
	CameraLink Full Packed RGB	2XM-1Y 1X-1Y	2XM 1X	One Tap Left to Right	8	2	x	x
		1X-1Y 1X-1Y	1X 1X	One Tap Left to Right	8, 10, 12, 14, 16	1	x	x
		1X-11 1X-2Y	1X-2Y	One Tap Left to Right	8, 10, 12, 14, 10	2	x	x
		1X2-1Y	1X2	Two Taps Interleaved (Parallel)	8, 10, 12	2	x	X
	CameraLink Base Mono #1/#2	2X-1Y	2X	Two Taps Separate (Segmented)	8, 10, 12	2	x	x
2 x Base Camera	CameraLink Base Bayer #1/#2	2XE-1Y	2XE		., ., -	2	x	x
Link		2XM-1Y	2XM			2	x	x
		1X3-1Y	1X3	Three Taps Interleaved (Parallel)	8	3	x	x
		3X-1Y	ЗX	Three Taps Separate (Segmented)	8	3	x	x
	CameraLink Base Color RGB #1/#2	1X-1Y	1X	One Tap Left to Right	8	1	x	x
	CameraLink 10-Tap/8-Bit Mono	1X10-1Y	1X10	Ten Taps Interleaved (Parallel)	8	10	x	x
	CameraLink 8-Tap/10-Bit Mono	1X8-1Y	1X8	Eight Taps Interleaved (Parallel)	10	8	x	x
80-Bits	CameraLink 80-bit Packed/8-Bit RGB	1X-1Y	1X	One Tap Left to Right	8	1	x	x
Camera Link	CameraLink 80-bit Packed/8-Bit Bi-Color	1X-1Y	1X	One Tap Left to Right	8	1	x	x
	CameraLink 10-Tap/8-Bit Bayer	1X10-1Y	1X10	Ten Taps Interleaved (Parallel)	8	10	x	x
	CameraLink 8-Tap/10-Bit Bayer	1X8-1Y	1X8	Eight Taps Interleaved (Parallel)	10	8	x	х