

Diagonal 8.933mm (Type 1/1.8) Frame Readout CCD Image Sensor with Square Pixel for Color Cameras



Description

The ICX262AQ is a diagonal 8.933mm (Type 1/1.8) interline CCD solid-state image sensor with a square pixel array and 3.24M effective pixels. Frame readout allows all pixels' signals to be output independently within approximately 1/4.28 second.

Also, number of vertical pixels decimation allows output of 30 frames per second in high frame rate readout mode.

R, G, B primary color mosaic filters are used as the color filters, and at the same time high sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology.

This chip is suitable for applications such as electronic still cameras, etc.



Optical black position (Top View)

Features

- Supports frame readout
- High horizontal and vertical resolution
- Supports high frame rate readout mode: 30 frames/s, AF1 mode: 60 frames/s, 50 frames/s, AF2 mode: 120 frames/s, 100 frames/s
- Square pixel
- Horizontal drive frequency: 18MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- R, G, B primary color mosaic filters on chip
- High sensitivity, low dark current
- Continuous variable-speed shutter
- Excellent anti-blooming characteristics
- Exit pupil distance recommended range -20 to -100mm
- 20-pin high-precision plastic package

Device Structure

- Interline CCD image sensor
- Total number of pixels: 2140 (H) × 1560 (V) approx. 3.34M pixels
- Number of effective pixels: 2088 (H) × 1550 (V) approx. 3.24M pixels
- Number of active pixels: 2080 (H) × 1542 (V) approx. 3.21M pixels diagonal 8.933mm
- Number of recommended record pixels: 2048 (H) × 1536 (V) approx. 3.15M pixels diagonal 8.832mm aspect ratio 4:3
- Chip size: 8.10mm (H) × 6.64mm (V)
- Unit cell size: 3.45µm (H) × 3.45µm (V)
- Optical black: Horizontal (H) direction: Front 4 pixels, rear 48 pixels
Vertical (V) direction: Front 8 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 28
Vertical 1 (even fields only)
- Substrate material: Silicon


Super HAD CCD™

*Super HAD CCD is a registered trademark of Sony Corporation. Super HAD CCD is a CCD that drastically improves sensitivity by introducing newly developed semiconductor technology by Sony Corporation into Sony's high-performance HAD (Hole-Accumulation Diode) sensor

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration

(Top View)



Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
|---------|--------|----------------------------------|---------|--------|------------------------------------|
| 1 | Vφ4 | Vertical register transfer clock | 11 | VDD | Supply voltage |
| 2 | Vφ3A | Vertical register transfer clock | 12 | φRG | Reset gate clock |
| 3 | Vφ3B | Vertical register transfer clock | 13 | Hφ2 | Horizontal register transfer clock |
| 4 | Vφ2 | Vertical register transfer clock | 14 | Hφ1 | Horizontal register transfer clock |
| 5 | Vφ1A | Vertical register transfer clock | 15 | GND | GND |
| 6 | Vφ1B | Vertical register transfer clock | 16 | φSUB | Substrate clock |
| 7 | TEST | Test pin*1 | 17 | CSUB | Substrate bias*2 |
| 8 | TEST | Test pin*1 | 18 | VL | Protective transistor bias |
| 9 | GND | GND | 19 | Hφ1 | Horizontal register transfer clock |
| 10 | VOUT | Signal output | 20 | Hφ2 | Horizontal register transfer clock |

*1 Leave this pin open.

*2 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of 0.1μF.

Absolute Maximum Ratings

| Item | | Ratings | Unit | Remarks |
|---------------------------------------|---|--------------|------|---------|
| Against ϕ SUB | V_{DD} , V_{OUT} , ϕ RG – ϕ SUB | –40 to +12 | V | |
| | $V\phi_{1A}$, $V\phi_{1B}$, $V\phi_{3A}$, $V\phi_{3B}$ – ϕ SUB | –50 to +15 | V | |
| | $V\phi_2$, $V\phi_4$, V_L – ϕ SUB | –50 to +0.3 | V | |
| | $H\phi_1$, $H\phi_2$, GND – ϕ SUB | –40 to +0.3 | V | |
| | C_{SUB} – ϕ SUB | –25 to | V | |
| Against ϕ SUB | V_{DD} , V_{OUT} , ϕ RG, C_{SUB} – GND | –0.3 to +22 | V | |
| | $V\phi_{1A}$, $V\phi_{1B}$, $V\phi_2$, $V\phi_{3A}$, $V\phi_{3B}$, $V\phi_4$ – GND | –10 to +18 | V | |
| | $H\phi_1$, $H\phi_2$ – GND | –10 to +6.5 | V | |
| Against V_L | $V\phi_{1A}$, $V\phi_{1B}$, $V\phi_{3A}$, $V\phi_{3B}$ – V_L | –0.3 to +28 | V | |
| | $V\phi_2$, $V\phi_4$, $H\phi_1$, $H\phi_2$, GND – V_L | –0.3 to +15 | V | |
| Between input clock pins | Voltage difference between vertical clock input pins | to +15 | V | *1 |
| | $H\phi_1$ – $H\phi_2$ | –6.5 to +6.5 | V | |
| | $H\phi_1$, $H\phi_2$ – $V\phi_4$ | –10 to +16 | V | |
| Storage temperature | | –30 to +80 | °C | |
| Guaranteed temperature of performance | | –10 to +60 | °C | |
| Operating temperature | | –10 to +75 | °C | |

*1 +24V (Max.) when clock width < 10 μ s, clock duty factor < 0.1%.
+16V (Max.) is guaranteed for turning on or off power supply.

Bias Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
|----------------------------|------------------|-------|------|-------|------|---------|
| Supply voltage | V _{DD} | 14.55 | 15.0 | 15.45 | V | |
| Protective transistor bias | V _L | *1 | | | | |
| Substrate clock | φ _{SUB} | *2 | | | | |
| Reset gate clock | φ _{RG} | *2 | | | | |

*1 V_L setting is the V_{VL} voltage of the vertical transfer clock waveform, or the same voltage as the V_L power supply for the V driver should be used.

*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

DC Characteristics


| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
|----------------|-----------------|------|------|------|------|---------|
| Supply current | I _{DD} | 2.0 | 4.5 | 7.0 | mA | |

Clock Voltage Conditions


| Item | Symbol | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks |
|-----------------------------------|--|-------|------|-------|------|------------------|--|
| Readout clock voltage | V _{VT} | 14.55 | 15.0 | 15.45 | V | 1 | |
| Vertical transfer clock voltage | V _{VH1} , V _{VH2} | -0.05 | 0 | 0.05 | V | 2 | $V_{VH} = (V_{VH1} + V_{VH2})/2$ |
| | V _{VH3} , V _{VH4} | -0.2 | 0 | 0.05 | V | 2 | |
| | V _{VL1} , V _{VL2} , V _{VL3} , V _{VL4} | -8.0 | -7.5 | -7.0 | V | 2 | $V_{VL} = (V_{VL3} + V_{VL4})/2$ |
| | V _{φV} | 6.8 | 7.5 | 8.05 | V | 2 | $V_{φV} = V_{VHN} - V_{VLn} (n = 1 \text{ to } 4)$ |
| | V _{VH3} - V _{VH} | -0.25 | | 0.1 | V | 2 | |
| | V _{VH4} - V _{VH} | -0.25 | | 0.1 | V | 2 | |
| | V _{VHH} | | | 0.6 | V | 2 | High-level coupling |
| | V _{VHL} | | | 0.9 | V | 2 | High-level coupling |
| | V _{VLH} | | | 0.9 | V | 2 | Low-level coupling |
| | V _{VLL} | | | 0.5 | V | 2 | Low-level coupling |
| Horizontal transfer clock voltage | V _{φH} | 4.75 | 5.0 | 5.25 | V | 3 | |
| | V _H L | -0.05 | 0 | 0.05 | V | 3 | |
| | V _{CR} | 0.8 | 2.5 | | V | 3 | Cross-point voltage |
| Reset gate clock voltage | V _{φRG} | 3.0 | 3.3 | 5.25 | V | 4 | |
| | V _{RGLH} - V _{RGLL} | | | 0.4 | V | 4 | Low-level coupling |
| | V _{RGL} - V _{RGLm} | | | 0.5 | V | 4 | Low-level coupling |
| Substrate clock voltage | V _{φSUB} | 21.5 | 22.5 | 23.5 | V | 5 | |

Clock Equivalent Circuit Constant

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
|---|------------------------------|------|------|------|----------|---------|
| Capacitance between vertical transfer clock and GND | $C\phi V1A, C\phi V3A$ | | 1500 | | pF | |
| | $C\phi V1B, C\phi V3B$ | | 5600 | | pF | |
| | $C\phi V2, C\phi V4$ | | 2700 | | pF | |
| Capacitance between vertical transfer clocks | $C\phi V1A2, C\phi V3A4$ | | 390 | | pF | |
| | $C\phi V1B2, C\phi V3B4$ | | 470 | | pF | |
| | $C\phi V23A, C\phi V41A$ | | 120 | | pF | |
| | $C\phi V23B, C\phi V41B$ | | 180 | | pF | |
| | $C\phi V1A3A$ | | 39 | | pF | |
| | $C\phi V1B3B$ | | 220 | | pF | |
| | $C\phi V1A3B, C\phi V1B3A$ | | 62 | | pF | |
| | $C\phi V24$ | | 75 | | pF | |
| | $C\phi V1A1B, C\phi V3A3B$ | | 68 | | pF | |
| Capacitance between horizontal transfer clock and GND | $C\phi H1, C\phi H2$ | | 36.5 | | pF | |
| Capacitance between horizontal transfer clocks | $C\phi HH$ | | 88.5 | | pF | |
| Capacitance between reset gate clock and GND | $C\phi RG$ | | 8 | | pF | |
| Capacitance between substrate clock and GND | $C\phi SUB$ | | 1000 | | pF | |
| Vertical transfer clock series resistor | $R1A, R1B, R2, R3A, R3B, R4$ | | 62 | | Ω | |
| Vertical transfer clock ground resistor | R_{GND} | | 18 | | Ω | |
| Horizontal transfer clock series resistor | $R\phi H$ | | 15 | | Ω | |




Vertical transfer clock equivalent circuit




Horizontal transfer clock equivalent circuit

Drive Clock Waveform Conditions

(1) Readout clock waveform



(2) Vertical transfer clock waveform




$$V_{VH} = (V_{VH1} + V_{VH2})/2$$

$$V_{VL} = (V_{VL3} + V_{VL4})/2$$


$$V_{\phi V} = V_{VHn} - V_{VLn} \quad (n = 1 \text{ to } 4)$$

(3) Horizontal transfer clock waveform



Cross-point voltage for the $H\phi_1$ rising side of the horizontal transfer clocks $H\phi_1$ and $H\phi_2$ waveforms is V_{CR} . The overlap period for t_{wh} and t_{wl} of horizontal transfer clocks $H\phi_1$ and $H\phi_2$ is two .

(4) Reset gate clock waveform



V_{RGLH} is the maximum value and V_{RGLL} is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, V_{RGL} is the average value of V_{RGLH} and V_{RGLL} .


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming V_{RGH} is the minimum value during the interval t_{wh} , then:

$$V_{\phi RG} = V_{RGH} - V_{RGL}$$

Negative overshoot level during the falling edge of RG is V_{RGLm} .

(5) Substrate clock waveform



(A bias generated within the CCD)

Clock Switching Characteristics (Horizontal drive frequency: 18MHz)

| Item | Symbol | twh | | | twl | | | tr | | | tf | | | Unit | Remarks |
|---------------------------|--|--------------|------|------|------|------|------|------|------|------|------|------|------|---------|----------------------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | | |
| Readout clock | V_T | 2.63 | 2.83 | | | | | | 0.5 | | | 0.5 | | μs | During readout |
| Vertical transfer clock | $V_{\phi 1A}, V_{\phi 1B}, V_{\phi 2}, V_{\phi 3A}, V_{\phi 3B}, V_{\phi 4}$ | | | | | | | | | | 15 | | 250 | ns | When using CXD3400N |
| Horizontal transfer clock | During imaging | $H_{\phi 1}$ | 14 | 19.5 | | 14 | 19.5 | | 8.5 | 14 | | 8.5 | 14 | ns | $t_f \geq t_r - 2ns$ |
| | | $H_{\phi 2}$ | 14 | 19.5 | | 14 | 19.5 | | 8.5 | 14 | | 8.5 | 14 | | |
| | During parallel-serial conversion | $H_{\phi 1}$ | | 6.67 | | | | | 0.01 | | | 0.01 | | μs | |
| | | $H_{\phi 2}$ | | | | | 5.56 | | 0.01 | | | 0.01 | | | |
| Reset gate clock | ϕ_{RG} | 7 | 10 | | | 37 | | 4 | | | 5 | | ns | | |
| Substrate clock | ϕ_{SUB} | 1.7 | 3.06 | | | | | | | 0.5 | | | 0.5 | μs | During drain charge |

| Item | Symbol | two | | | Unit | Remarks |
|---------------------------|--------------------------|------|------|------|------|---------|
| | | Min. | Typ. | Max. | | |
| Horizontal transfer clock | $H_{\phi 1}, H_{\phi 2}$ | 12 | 19.5 | | ns | |

Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)




Image Sensor Characteristics (Horizontal drive frequency: 18MHz)

(Ta = 25°C)


| Item | Symbol | Min. | Typ. | Max. | Unit | Measurement method | Remarks |
|------------------------|--------------|------|-------|-------|------|--------------------|---|
| G sensitivity | Sg | 220 | 270 | | mV | 1 | 1/30s accumulation |
| Sensitivity comparison | R | Rr | 0.3 | 0.45 | 0.6 | | 1 |
| | B | Rb | 0.35 | 0.50 | 0.65 | | 1 |
| Saturation signal | Vsat | 450 | | | mV | 2 | Ta = 60°C |
| Smear | Sm | | -89.1 | -81.2 | dB | 3 | Frame readout mode, ^{*1, *2} |
| | | | -73.6 | -65.6 | | | High frame rate readout mode, ^{*2} |
| Video signal shading | SHg | | | 20 | % | 4 | Zone 0 and I |
| | | | | 25 | | | Zone 0 to II' |
| Dark signal | Vdt | | | 12 | mV | 5 | Ta = 60°C, 4.28 frame/s |
| Dark signal shading | ΔVdt | | | 6 | mV | 6 | Ta = 60°C, 4.28 frame/s, ^{*3} |
| Line crawl G | Lcg | | | 3.8 | % | 7 | |
| Line crawl R | Lcr | | | 3.8 | % | 7 | |
| Line crawl B | Lcb | | | 3.8 | % | 7 | |
| Lag | Lag | | | 0.5 | % | 8 | |

*1 After closing the mechanical shutter, the smear can be reduced to below the detection limit by performing vertical register sweep operation.


*2 No electronic shutter

*3 Excludes vertical dark signal shading caused by vertical register high-speed transfer.

Zone Definition of Video Signal Shading



Measurement System




Note) Adjust the amplifier gain so that the gain between [*A] and [*B], and between [*A] and [*C] equals 1.

Image Sensor Characteristics Measurement Method

◎ **Measurement conditions**

- 1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the frame readout mode is used.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channel signal output of the measurement system.

◎ **Color coding of this image sensor & Readout**



The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively. For frame readout, the A1 and A2 lines are output as signals in the A field, and the B1 and B2 lines in the B field.

Color Coding Diagram


© Readout modes

1. Readout modes list

The following readout modes are possible by driving the image sensor at the timing specifications noted in this Data Sheet.

| Mode name | | Frame rate | Number of output effective lines |
|------------------------------|-----------|--------------|----------------------------------|
| Frame readout mode | NTSC mode | 4.28 frame/s | 1550 (Odd 775, Even 775) |
| | PAL mode | 4.16 frame/s | 1550 (Odd 775, Even 775) |
| High frame rate readout mode | NTSC mode | 30 frame/s | 258 |
| | PAL mode | 25 frame/s | 258 |
| AF1 mode | NTSC mode | 60 frame/s | See Page.12 |
| | PAL mode | 50 frame/s | See Page.12 |
| AF2 mode | NTSC mode | 120 frame/s | See Page.12 |
| | PAL mode | 100 frame/s | See Page.12 |

2. Frame readout mode, high frame rate readout mode



Note) Blacked out portions in the diagram indicate pixels which are not read out.

1. Frame readout mode

In this mode, all pixel signals are divided into two fields and output.

All pixel signals are read out independently, making this mode suitable for high resolution image capturing.

2. High frame rate readout mode

Output is performed at 30 frames per second by reading out 2 pixels for every 12 vertical pixels.


The number of output lines is 258 lines.

This readout mode emphasizes processing speed over vertical resolution.

3. AF1 mode, AF2 mode

The AF modes increase the frame rate by cutting out a portion of the picture through high-speed elimination of the top and bottom of the picture in high frame rate readout mode. AF1 allows 1/60s and 1/50s output, and AF2 allows 1/120s and 1/100s output, so these modes are effective for raising the auto focus (AF) speed.

In addition, the cut-out can begin from an optional line by controlling the number of frame shift lines that sweep the top of the picture. The relation between the number of frame shift lines, the output start position and number of output lines is shown in the table below.



| | AF1 mode | | AF2 mode | |
|---------------------------------------|------------------|------------------|-----------------|-----------------|
| | NTSC | PAL | NTSC | PAL |
| Frame rate | 1/60s | 1/50s | 1/120s | 1/100s |
| Output start position on timing chart | 26H | 26H | 30H | 30H |
| Number of frame shift lines | i = 0 to 255 | | | |
| Output lines*1 | i + 3 to i + 108 | i + 3 to i + 134 | i + 3 to i + 38 | i + 3 to i + 47 |

*1 Output line is Up to 258 lines.

The i + 1 and i + 2 line signals may be disrupted by elimination of the picture top, so these lines should not be used.

For example, if the picture top is eliminated with i = 100 in AF1 mode (NTSC), lines 103 to 208 in high frame rate readout mode are output from 26H of the timing chart.

If the picture top is eliminated with i = 160 in AF1 mode (NTSC), lines 163 to 258 in high frame rate readout mode are output from 26H of the timing chart.

◎ Definition of standard imaging conditions

1) Standard imaging condition I:

Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

3) Standard imaging condition III:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens (exit pupil distance –33mm) with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. G sensitivity, sensitivity comparison

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (V_{Gr} , V_{Gb} , V_R and V_B) at the center of each Gr, Gb, R and B channel screen, and substitute the values into the following formulas.

$$V_G = (V_{Gr} + V_{Gb})/2$$

$$S_g = V_G \times 100/30 \text{ [mV]}$$

$$R_r = V_R/V_G$$

$$R_b = V_B/V_G$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (G_{ra} , G_{ba} , R_a , B_a), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (V_{sm} [mV]) independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula.

$$S_m = 20 \times \log \left(V_{sm} \div \frac{G_{ra} + G_{ba} + R_a + B_a}{4} \times \frac{1}{500} \times \frac{1}{10} \right) \text{ [dB]} \text{ (1/10V method conversion value)}$$

4. Video signal shading

Set to standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum (G_{rmax} [mV]) and minimum (G_{rmin} [mV]) values of the Gr signal output and substitute the values into the following formula.

$$SH_g = (G_{rmax} - G_{rmin})/150 \times 100 \text{ [%]}$$

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin \text{ [mV]}$$

7. Line crawl


Set to standard imaging condition II. Adjusting the luminous intensity so that the average value of the Gr signal output is 150mV, and then insert R, G and B filters and measure the difference between G signal lines (ΔG_{lr} , ΔG_{lg} , ΔG_{lb} [mV]) as well as the average value of the G signal output (G_{ar} , G_{ag} , G_{ab}). Substitute the values into the following formula.

$$Lci = \frac{\Delta G_{li}}{G_{ai}} \times 100 \text{ [%]} \text{ (i = r, g, b)}$$


8. Lag

Adjust the Gr signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

$$Lag = (Vlag/150) \times 100 \text{ [%]}$$



Drive Circuit



Notes)


Substrate bias control

1. The saturation signal level decreases when exposure is performed using the mechanical shutter, so control the substrate bias.
2. A saturation signal level equivalent to that for continuous exposure can be assured by connecting a 2.7kΩ grounding resistor to the CCD CSUB pin.

Drive timing precautions


1. Blooming occurs in modes (high frame rate readout, etc.) that do not use the mechanical shutter, so do not ground the connected 2.7kΩ resistor.
2. tf is slow, so the internally generated voltage VsUB may not drop to a sufficiently low level if the substrate bias control signal is not set to high level 40ms before entering the exposure period and the 2.7kΩ resistor connected to the CSUB pin is not grounded.
3. The blooming signal generated during exposure in mechanical shutter mode is swept by providing one field or more of idle transfer through vertical register high-speed sweep transfer from the time the mechanical shutter closes until sensor readout is performed. However, note that the VL potential and the φSUB pin DC voltage sag at this time.

Drive Timing Chart (Vertical Sequence) High Frame Rate Readout Mode → Frame Readout Mode/Electronic Shutter Normal Operation




Note) The B output signal contains a blooming component and should therefore not be used.

Drive Timing Chart (Vertical Sync) NTSC/PAL Frame Readout Mode
 NTSC: 4.28 frame/s, PAL: 4.17 frame/s




Note) 2288fH, However, 919H and 1828H in NTSC mode are 1716 clk, and 944H, 945H, 1889H and 1890H in PAL mode are 1208 clk.


Drive Timing Chart (Readout) NTSC/PAL Frame Readout Mode



Drive Timing Chart (Horizontal Sync) NTSC/PAL Frame Readout Mode




Drive Timing Chart (Vertical Sync) NTSC/PAL High Frame Rate Readout Mode
 NTSC: 30 frame/s, PAL: 25 frame/s




Note) 2288fH, However, 263H in NTSC mode is 1144 clk, and 315H in PAL mode is 1568 clk.

Drive Timing Chart (Readout) NTSC/PAL High Frame Rate Readout Mode


“d” Enlarged



Drive Timing Chart (Horizontal Sync) NTSC/PAL High Frame Rate Readout Mode, AF1 Mode, AF2 Mode




Drive Timing Chart (Vertical Sync) NTSC/PAL AF1 Mode
NTSC: 60 frame/s, PAL: 50 frame/s




Note) 2288fH, However, 182H in NTSC mode is 572 clk, and 158H in PAL mode is 784 clk.

Drive Timing Chart (Vertical Sync) NTSC/PAL AF2 Mode
NTSC: 120 frame/s, PAL: 100 frame/s



Note) 2288fH, However, 66H in NTSC mode is 1430 clk, and 79H in PAL mode is 1356 clk.

Drive Timing Chart (High-speed Sweep Operation) NTSC/PAL AF1 Mode, AF2 Mode



Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.
Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensors.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.


3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

4) Installing (attaching)

- a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)




- b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

5) Others

- a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
- d) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.



The cross section of lead frame can be seen on the side of the package for structure A.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.